Thursday, 2022-06-02

*** tpb <[email protected]> has joined #litex00:00
*** Hammdist <[email protected]> has joined #litex00:25
mithroFYI - https://antmicro.com/blog/2022/05/faster-soc-interconnects-with-test-driven-fpga-development-and-cocotb/00:44
tpbTitle: Antmicro ยท Speeding up SoC interconnects with test-driven FPGA development using Cocotb (at antmicro.com)00:44
*** Hammdist <[email protected]> has quit IRC (Quit: Client closed)02:56
*** Degi_ <[email protected]> has joined #litex03:20
*** Degi <[email protected]> has quit IRC (Ping timeout: 246 seconds)03:21
*** Degi_ is now known as Degi03:21
*** _embargo_ <_embargo_!embargo@user/embargo> has quit IRC (Ping timeout: 240 seconds)06:52
*** embargo <embargo!~embargo@user/embargo> has joined #litex06:59
*** FabM <[email protected]> has joined #litex07:05
*** somlo <[email protected]> has quit IRC (Ping timeout: 250 seconds)08:04
*** somlo <[email protected]> has joined #litex08:10
*** cr1901_ <cr1901_!~cr1901@2601:8d:8600:911:41f8:3618:d39b:902a> has joined #litex08:20
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:50b7:6aad:6f3a:cb1a> has quit IRC (Ping timeout: 255 seconds)08:20
_florent_mithro: thanks, now I better understand the PR (sadly for Antmicro I also asked to have regression test for this in LiteX, so they probably had to duplicate part of the cocotb tests in the unit-test :))10:55
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Quit: Connection reset by peep)13:16
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex13:19
*** indy <[email protected]> has quit IRC (Read error: Connection reset by peer)13:32
*** indy <[email protected]> has joined #litex13:34
*** indy <[email protected]> has quit IRC (Excess Flood)13:37
*** indy <[email protected]> has joined #litex13:40
*** indy <[email protected]> has quit IRC (Ping timeout: 240 seconds)13:48
*** indy <[email protected]> has joined #litex13:54
*** indy <[email protected]> has quit IRC (Ping timeout: 246 seconds)14:01
*** cr1901_ is now known as cr190114:21
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 255 seconds)14:32
*** Guest58 <[email protected]> has joined #litex14:33
Guest58hello please, I have a question concerning litedram14:34
tntask, don't ask to ask.14:34
Guest58I am new to Litex world I have a problem when trying to run gen.py it says that it needs config argument and when I add it says the file is not found so do; I need to download it or create one or what I should do?14:38
*** Guest58 <[email protected]> has left #litex14:50
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex15:18
_florent_Guest58: (if reading the logs): you need to provide a configuration file to litedram_gen, you can find some examples there: https://github.com/enjoy-digital/litedram/tree/master/examples15:23
_florent_ex: litedram_gen arty.yml15:23
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection)15:23
_florent_you can find some examples of integration here: https://github.com/antonblanchard/microwatt/tree/master/litedram15:25
_florent_or here: https://github.com/chipsalliance/Cores-SweRVolf/tree/master/cores/litedram15:26
*** indy <[email protected]> has joined #litex16:38
*** Guest34 <[email protected]> has joined #litex17:51
Guest34Hello, I am a new user of LiteX. My target board is digilent_arty.py and am trying to build a SoC with VexRISCV plus some peripherals. If I disable gateware compilation and software compilation, my flow runs. If I enable these compilations, I get an issue - the Makefile cannot find the location of SOC_DIRECTORY variable. Has anyone else seen this17:57
Guest34issue ?17:57
sajattack[m]it looks like soc_directory is supposed to point to the build directory of your board18:39
sajattack[m]so like litex/litex-boards/litex_boards/targets/build/digilent_arty/ for example18:39
sajattack[m]it looks like it's defined here https://github.com/enjoy-digital/litex/blob/b020d4cf62f20bffa4ce3c262c9c9c85802abe68/litex/soc/integration/builder.py#L6118:40
sajattack[m]also I came to say liteluna looks cool and congrats on the progress with litesata18:42
Guest34sajattack[m] : Thank for the response. In my sub-directory ./litex-boards/litex_boards/targets/ I do not see a build sub-directory at all. However I see ./litex-boards/litex_boards/targets/digilent_arty.py . Any thoughts ?19:00
sajattack[m]well it would be where-ever you run the script from19:01
*** zjason` <zjason`[email protected]> has joined #litex19:24
*** zjason <[email protected]> has quit IRC (Ping timeout: 246 seconds)19:26
somlo_florent_: after 89fdb498 (I think, it's the first one to break my build, but the error is different than what I get with master) I can no longer build rocket/litex (on nexys_video, in particular)20:20
somlothe error is "pythondata_software_picolibc/data/meson.build:35:0: ERROR Compiler riscv64-unknown-elf-gcc can not compile programs"20:21
_florent_somlo: thanks for the feedback, can you add a print of the binutils version here?: https://github.com/enjoy-digital/litex/blob/master/litex/soc/integration/export.py#L10120:31
_florent_and of the flags: https://github.com/enjoy-digital/litex/blob/master/litex/soc/integration/export.py#L10720:32
_florent_just in case, can you also try to do a clean build (rm -rf build)20:33
somlo_florent_: first off, manually commenting out / reverting 89fdb498 gets things to work again for me, so it's definitely the culprit20:34
somloI always rm -rf the build directory before starting a build20:34
_florent_somlo: ok, I did some fix on top of this commit to get it working on my setup, we would now need to understand what is different on yours20:36
somloso you want me to print out what it thinks the binutils version and flags are at the locations you pointed out?20:36
somlostand by, adding prints to my copy of the code...20:37
_florent_yes, just to see if this triggers to workaround to add _zicsr to march20:37
_florent_it could also be interesting to comment this:20:39
_florent_https://github.com/enjoy-digital/litex/blob/master/litex/soc/software/common.mak#L59-L6120:39
somloversion is "2.37"; flags are "-mno-save-restore -march=rv64imafdc_zicsr -mabi=lp64 -D__rocket__ -mcmodel=medany"20:40
somlostill the same issue with those lines commented out in common.mak20:41
somlobtw, my command line is:20:42
somlorm -rf build/digilent_nexys_video; litex-boards/litex_boards/targets/digilent_nexys_video.py --build --cpu-type rocket --cpu-variant full4d --sys-clk-freq 50e6 --with-ethernet --with-sdcard --with-sata --sata-gen 1 --with-sata-pll-refclk20:42
_florent_ok thanks, can you comment this: https://github.com/enjoy-digital/litex/blob/master/litex/soc/integration/export.py#L109-L11020:46
somloyeah, seems to work fine with that portion commented out20:47
_florent_ok, so while fixing the code I just made sure the behavior was as described in https://github.com/enjoy-digital/litex/pull/127920:50
_florent_on my setup, binutils is < 2.37, so I haven't been able to test this feature.20:50
_florent_I'll have a closer look tomorrow20:51
somlofor the record, my toolchain is github.com/riscv/riscv-gnu-toolchain commit 051b9f7 from Mar. 09, 2022 -- available pre-compiled from http://www.contrib.andrew.cmu.edu/~somlo/BTCP/RISCV-toolchain.tar.xz, in case that helps in any way20:52
*** Guest34 <[email protected]> has quit IRC (Quit: Client closed)21:32

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!