*** tpb <[email protected]> has joined #litex | 00:00 | |
*** Hammdist <[email protected]> has joined #litex | 00:25 | |
mithro | FYI - https://antmicro.com/blog/2022/05/faster-soc-interconnects-with-test-driven-fpga-development-and-cocotb/ | 00:44 |
---|---|---|
tpb | Title: Antmicro ยท Speeding up SoC interconnects with test-driven FPGA development using Cocotb (at antmicro.com) | 00:44 |
*** Hammdist <[email protected]> has quit IRC (Quit: Client closed) | 02:56 | |
*** Degi_ <[email protected]> has joined #litex | 03:20 | |
*** Degi <[email protected]> has quit IRC (Ping timeout: 246 seconds) | 03:21 | |
*** Degi_ is now known as Degi | 03:21 | |
*** _embargo_ <_embargo_!embargo@user/embargo> has quit IRC (Ping timeout: 240 seconds) | 06:52 | |
*** embargo <embargo!~embargo@user/embargo> has joined #litex | 06:59 | |
*** FabM <[email protected]> has joined #litex | 07:05 | |
*** somlo <[email protected]> has quit IRC (Ping timeout: 250 seconds) | 08:04 | |
*** somlo <[email protected]> has joined #litex | 08:10 | |
*** cr1901_ <cr1901_!~cr1901@2601:8d:8600:911:41f8:3618:d39b:902a> has joined #litex | 08:20 | |
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:50b7:6aad:6f3a:cb1a> has quit IRC (Ping timeout: 255 seconds) | 08:20 | |
_florent_ | mithro: thanks, now I better understand the PR (sadly for Antmicro I also asked to have regression test for this in LiteX, so they probably had to duplicate part of the cocotb tests in the unit-test :)) | 10:55 |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Quit: Connection reset by peep) | 13:16 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 13:19 | |
*** indy <[email protected]> has quit IRC (Read error: Connection reset by peer) | 13:32 | |
*** indy <[email protected]> has joined #litex | 13:34 | |
*** indy <[email protected]> has quit IRC (Excess Flood) | 13:37 | |
*** indy <[email protected]> has joined #litex | 13:40 | |
*** indy <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 13:48 | |
*** indy <[email protected]> has joined #litex | 13:54 | |
*** indy <[email protected]> has quit IRC (Ping timeout: 246 seconds) | 14:01 | |
*** cr1901_ is now known as cr1901 | 14:21 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 255 seconds) | 14:32 | |
*** Guest58 <[email protected]> has joined #litex | 14:33 | |
Guest58 | hello please, I have a question concerning litedram | 14:34 |
tnt | ask, don't ask to ask. | 14:34 |
Guest58 | I am new to Litex world I have a problem when trying to run gen.py it says that it needs config argument and when I add it says the file is not found so do; I need to download it or create one or what I should do? | 14:38 |
*** Guest58 <[email protected]> has left #litex | 14:50 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 15:18 | |
_florent_ | Guest58: (if reading the logs): you need to provide a configuration file to litedram_gen, you can find some examples there: https://github.com/enjoy-digital/litedram/tree/master/examples | 15:23 |
_florent_ | ex: litedram_gen arty.yml | 15:23 |
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection) | 15:23 | |
_florent_ | you can find some examples of integration here: https://github.com/antonblanchard/microwatt/tree/master/litedram | 15:25 |
_florent_ | or here: https://github.com/chipsalliance/Cores-SweRVolf/tree/master/cores/litedram | 15:26 |
*** indy <[email protected]> has joined #litex | 16:38 | |
*** Guest34 <[email protected]> has joined #litex | 17:51 | |
Guest34 | Hello, I am a new user of LiteX. My target board is digilent_arty.py and am trying to build a SoC with VexRISCV plus some peripherals. If I disable gateware compilation and software compilation, my flow runs. If I enable these compilations, I get an issue - the Makefile cannot find the location of SOC_DIRECTORY variable. Has anyone else seen this | 17:57 |
Guest34 | issue ? | 17:57 |
sajattack[m] | it looks like soc_directory is supposed to point to the build directory of your board | 18:39 |
sajattack[m] | so like litex/litex-boards/litex_boards/targets/build/digilent_arty/ for example | 18:39 |
sajattack[m] | it looks like it's defined here https://github.com/enjoy-digital/litex/blob/b020d4cf62f20bffa4ce3c262c9c9c85802abe68/litex/soc/integration/builder.py#L61 | 18:40 |
sajattack[m] | also I came to say liteluna looks cool and congrats on the progress with litesata | 18:42 |
Guest34 | sajattack[m] : Thank for the response. In my sub-directory ./litex-boards/litex_boards/targets/ I do not see a build sub-directory at all. However I see ./litex-boards/litex_boards/targets/digilent_arty.py . Any thoughts ? | 19:00 |
sajattack[m] | well it would be where-ever you run the script from | 19:01 |
*** zjason` <zjason`[email protected]> has joined #litex | 19:24 | |
*** zjason <[email protected]> has quit IRC (Ping timeout: 246 seconds) | 19:26 | |
somlo | _florent_: after 89fdb498 (I think, it's the first one to break my build, but the error is different than what I get with master) I can no longer build rocket/litex (on nexys_video, in particular) | 20:20 |
somlo | the error is "pythondata_software_picolibc/data/meson.build:35:0: ERROR Compiler riscv64-unknown-elf-gcc can not compile programs" | 20:21 |
_florent_ | somlo: thanks for the feedback, can you add a print of the binutils version here?: https://github.com/enjoy-digital/litex/blob/master/litex/soc/integration/export.py#L101 | 20:31 |
_florent_ | and of the flags: https://github.com/enjoy-digital/litex/blob/master/litex/soc/integration/export.py#L107 | 20:32 |
_florent_ | just in case, can you also try to do a clean build (rm -rf build) | 20:33 |
somlo | _florent_: first off, manually commenting out / reverting 89fdb498 gets things to work again for me, so it's definitely the culprit | 20:34 |
somlo | I always rm -rf the build directory before starting a build | 20:34 |
_florent_ | somlo: ok, I did some fix on top of this commit to get it working on my setup, we would now need to understand what is different on yours | 20:36 |
somlo | so you want me to print out what it thinks the binutils version and flags are at the locations you pointed out? | 20:36 |
somlo | stand by, adding prints to my copy of the code... | 20:37 |
_florent_ | yes, just to see if this triggers to workaround to add _zicsr to march | 20:37 |
_florent_ | it could also be interesting to comment this: | 20:39 |
_florent_ | https://github.com/enjoy-digital/litex/blob/master/litex/soc/software/common.mak#L59-L61 | 20:39 |
somlo | version is "2.37"; flags are "-mno-save-restore -march=rv64imafdc_zicsr -mabi=lp64 -D__rocket__ -mcmodel=medany" | 20:40 |
somlo | still the same issue with those lines commented out in common.mak | 20:41 |
somlo | btw, my command line is: | 20:42 |
somlo | rm -rf build/digilent_nexys_video; litex-boards/litex_boards/targets/digilent_nexys_video.py --build --cpu-type rocket --cpu-variant full4d --sys-clk-freq 50e6 --with-ethernet --with-sdcard --with-sata --sata-gen 1 --with-sata-pll-refclk | 20:42 |
_florent_ | ok thanks, can you comment this: https://github.com/enjoy-digital/litex/blob/master/litex/soc/integration/export.py#L109-L110 | 20:46 |
somlo | yeah, seems to work fine with that portion commented out | 20:47 |
_florent_ | ok, so while fixing the code I just made sure the behavior was as described in https://github.com/enjoy-digital/litex/pull/1279 | 20:50 |
_florent_ | on my setup, binutils is < 2.37, so I haven't been able to test this feature. | 20:50 |
_florent_ | I'll have a closer look tomorrow | 20:51 |
somlo | for the record, my toolchain is github.com/riscv/riscv-gnu-toolchain commit 051b9f7 from Mar. 09, 2022 -- available pre-compiled from http://www.contrib.andrew.cmu.edu/~somlo/BTCP/RISCV-toolchain.tar.xz, in case that helps in any way | 20:52 |
*** Guest34 <[email protected]> has quit IRC (Quit: Client closed) | 21:32 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!