Monday, 2021-11-15

*** tpb <[email protected]> has joined #litex00:00
*** ilia__s <[email protected]> has joined #litex00:35
cr1901_florent_: This may be a silly q, but... why is the "\n" on this line in a raw string? https://github.com/enjoy-digital/litex/blob/9ecb1e61a9cb77167db3cb3d709d2bff4193235d/litex/gen/fhdl/verilog.py#L5002:00
*** Degi_ <[email protected]> has joined #litex02:43
*** Degi <[email protected]> has quit IRC (Ping timeout: 268 seconds)02:44
*** Degi_ is now known as Degi02:44
*** zjason` is now known as zjason02:51
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)06:02
*** TMM_ <[email protected]> has joined #litex06:02
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:e8bd:7b03:a3ff:dd62> has quit IRC (Ping timeout: 245 seconds)06:51
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:bc3c:53c:d96a:be86> has joined #litex06:55
*** acathla <[email protected]> has quit IRC (*.net *.split)07:04
*** Finde <[email protected]> has quit IRC (*.net *.split)07:04
*** nats` <nats`!~nats@2001:41d0:8:c634::1> has quit IRC (*.net *.split)07:04
*** nats` <nats`[email protected]> has joined #litex07:04
*** Finde <[email protected]> has joined #litex07:04
*** acathla <[email protected]> has joined #litex07:05
*** FabM <FabM!~FabM@2a03:d604:103:600:be07:968e:a110:549c> has joined #litex07:31
_florent_cr1901: 08:07
_florent_cr1901: I should change it, I was not happy with it. I'll do another pass on verilog.py soon.08:08
_florent_DerekKozel[m]: Sean Blakley was here a few days ago (smb784)08:09
_florent_sajattack[m]: I used the Crossover UART very recently while adding the Fairwaves XTRX and the crossover UART hasn't evolved recently, so not sure to understand your issue.08:12
_florent_sajattack[m]: But as discussed, I'll try to improve the serialboot upload speed over PCIe soon, so will also do a test on this08:13
sajattack[m]ok yeah, I don't have a lot to go off of either, but I built rocket linux with an older litex, updated litex, and all litepcie_util tests worked except the uart_test08:15
sajattack[m]after the update I mean, uart stopped working08:15
sajattack[m]maybe I'm forgetting some modification I needed for pcie uart to work08:16
sajattack[m]I was just getting no response over uart, which I guess could either be uart or bios problem?08:17
_florent_sajattack[m]: Have you re-generated/recompiled the LitePCIe driver? Because the UART CSR mapping is maybe different with Rocket and could explain the behaviour is not updated correctly 08:18
sajattack[m]yeah, I regenerated it multiple times, and rocket worked on one install of litex, and not another08:20
_florent_if you have the build commands + working/failing version, I could have a look08:21
sajattack[m]I can try one more time, and make sure I wipe out the copy of litepcie_util I stashed in /usr/bin08:21
sajattack[m]yeah I'm not sure what the working version was unfortunately08:21
sajattack[m]it was just whatever I had last time I was messing around with litepcie08:21
sajattack[m]oh08:24
sajattack[m]it's in the .v file08:24
sajattack[m]fa5fd76508:24
sajattack[m]but I made some modifications to comm_pcie and such08:25
sajattack[m]and litex_term, as documented here https://github.com/litex-hub/linux-on-litex-vexriscv/issues/24908:26
sajattack[m]sajattack[m]: working version <-08:27
sajattack[m]non-working version f679992f8d7f53da2725752e0fb450be1095968408:28
sajattack[m]./sqrl_acorn.py --uart-name=crossover --with-pcie --build --driver --cpu-type=rocket --cpu-variant=linux08:31
sajattack[m]also tried --sys-clk-freq=50e6 and --sys-clk-freq=100e608:32
_florent_ok thanks.08:33
sajattack[m]thank you08:33
*** jeffdi <[email protected]> has quit IRC (Quit: Leaving.)10:00
*** Wolf0 <Wolf0!~Wolf0@user/wolf0> has quit IRC (Ping timeout: 245 seconds)10:22
*** Wolf0 <Wolf0!~Wolf0@user/wolf0> has joined #litex10:22
cr1901_florent_: Wasn't meant to be a critique/nitpick, btw :). I just thought maybe it was there for a reason15:00
*** jeffdi <[email protected]> has joined #litex15:27
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 265 seconds)15:45
_florent_cr1901: Sure, it's just here to add an empty line after the heade :)  but I should indeed change it.15:46
cr1901_florent_: Actually, I think I might be confused myself... triple-quotes aren't raw strings?15:54
cr1901meaning they still accept "\n" to put a newline in?15:55
*** FabM <FabM!~FabM@2a03:d604:103:600:3832:84a1:dcb6:33df> has joined #litex15:57
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving)17:18
*** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex17:21
*** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 265 seconds)20:55
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)21:53
*** TMM_ <[email protected]> has joined #litex21:53
*** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 260 seconds)22:45
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex23:03
*** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has joined #litex23:38
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 268 seconds)23:41
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex23:47
*** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 250 seconds)23:50

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!