Sunday, 2021-08-29

*** tpb <[email protected]> has joined #litex00:00
jevinskie[m]Yay, I got etherbone sim working on Mac after fixing routing further and making a fake gateway ip on the tap00:09
*** Degi_ <[email protected]> has joined #litex00:20
*** Degi <[email protected]> has quit IRC (Ping timeout: 248 seconds)00:22
*** Degi_ is now known as Degi00:22
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Remote host closed the connection)00:49
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex01:20
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Ping timeout: 250 seconds)01:24
*** C-Man <[email protected]> has quit IRC (Ping timeout: 248 seconds)02:03
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 250 seconds)05:36
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex05:39
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Quit: Connection reset by peep)06:04
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection)06:50
kbeckmannAh, nice to see RLE being discussed earlier. Could be fun to take a stab at it at a later time. LiteScope is a really useful tool, helped me a lot!06:53
kbeckmannI have some custom gateware in my LiteX SoC where I want to log low bandwidth data over a longer time over UART. Is there a "proper way" to do this? I was thinking of performing wishbone writes to the UART peripheral, but it feels a bit clunky to do so.06:57
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex07:15
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)07:27
*** TMM_ <[email protected]> has joined #litex07:27
_florent_pftbest: as pointed by jevinskie[m], you can indeed have a look at the LiteDRAM benches07:33
_florent_it's possible to recompile the BIOS, reload it and reboot the CPU with --load-bios 07:33
_florent_it's useful to develop/investigate with liblitedram07:33
_florent_kbeckmann: for your purpose, you can also just have a register inside the FPGA and just read it regularly over litex_server/UART/Etherbone07:35
_florent_or eventually add a FIFO in between if you want to look at specific events07:35
kbeckmannThanks, I will do something like that.07:38
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Ping timeout: 250 seconds)08:18
*** geertu <[email protected]> has joined #litex08:18
*** C-Man <[email protected]> has joined #litex09:07
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex09:15
pftbest_florent_, jevinskie[m]: good idea, thanks09:26
pftbestI'm trying to debug why this happens: https://dpaste.com/368M69KCZ.txt09:27
pftbestWhere delay was 19, but it selected 10+-0 for some reason09:27
leonsAm I correct in that litex_sim currently has no GPIO support? I'm thinking of adding it, as it would be a really good addition for my CI09:35
leonsI'm currently thinking about strategies for usefully exposing this to external applications. I can think of either a sysfs-style GPIO FUSE file system or a ZeroMQ-socket which applications can connect to09:37
leonsI think a message-based (potentially ZeroMQ) system could be nice, as its easy for other applications to attach to the simulation and interact with it. In the future one could even have a graphical application to visualize GPIOs etc.09:45
*** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has joined #litex10:20
*** C-Man <[email protected]> has quit IRC (Ping timeout: 250 seconds)11:10
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Remote host closed the connection)11:54
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex12:07
*** _franck_7 <[email protected]> has joined #litex12:11
*** _franck_ <[email protected]> has quit IRC (Ping timeout: 250 seconds)12:13
*** _franck_7 is now known as _franck_12:13
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Remote host closed the connection)12:40
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex12:41
*** C-Man <[email protected]> has joined #litex13:14
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex13:42
*** alainlou <[email protected]> has joined #litex14:32
*** somlo__ <[email protected]> has quit IRC (Remote host closed the connection)16:25
*** Martoni42 <Martoni42!~Martoni@2a03:d604:103:600:2ad2:44ff:fe23:2f72> has quit IRC (Ping timeout: 240 seconds)19:13
jevinskie[m]Leon: You might take some inspiration from the openocd remote but bang ASCII socket protocol. It was super simple to interface with! https://gist.github.com/jevinskie/67acb9d8bdf286463950d243fd1e54e520:29
jevinskie[m]I think your idea of gpio control over a socket is great, btw :)20:31
jevinskie[m]DearPygui is a great way to visualize some registers or gpio in a few dozen lines of python. Only problem was the lack of multiple window/viewports a few months ago.20:33
jevinskie[m]My test bench published every register read/write value to a socket that the “Register Cockpit” GUI then rendered in CSR-ish format with a line per field value/name.20:36
jevinskie[m]https://imgpile.com/images/N3lu68.png20:41
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)21:02
*** TMM_ <[email protected]> has joined #litex21:02
*** somlo <[email protected]> has joined #litex21:57
*** TMM_ <[email protected]> has quit IRC (Ping timeout: 240 seconds)22:49
*** TMM_ <[email protected]> has joined #litex22:50
*** zyp <[email protected]> has quit IRC (Ping timeout: 240 seconds)22:52
*** zyp <[email protected]> has joined #litex22:52

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!