Tuesday, 2021-08-24

*** tpb <[email protected]> has joined #litex00:00
mithrogatecat: There is a reason that timvideos/litex-buildenv uses a separate build directory based on cpu type + variant 00:19
*** Degi_ <[email protected]> has joined #litex00:32
*** Degi <[email protected]> has quit IRC (Ping timeout: 250 seconds)00:33
*** Degi_ is now known as Degi00:33
*** skami <skami!~user@bras-base-strepq0102w-grc-14-76-69-161-248.dsl.bell.ca> has joined #litex01:07
*** alainlou <[email protected]> has quit IRC (Ping timeout: 246 seconds)01:14
*** alainlou <[email protected]> has joined #litex01:25
*** skami <skami!~user@bras-base-strepq0102w-grc-14-76-69-161-248.dsl.bell.ca> has left #litex (ERC (IRC client for Emacs 28.0.50))01:52
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Read error: Connection reset by peer)05:44
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex05:45
*** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has joined #litex06:08
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 250 seconds)06:10
*** FabM <FabM!~FabM@2a03:d604:103:600:2756:a160:a592:9d16> has joined #litex06:16
*** peeps[zen] <peeps[zen]!~peepsalot@openscad/peepsalot> has quit IRC (Read error: Connection reset by peer)06:37
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex07:48
*** shenki <[email protected]> has quit IRC (Ping timeout: 245 seconds)08:53
*** shenki <[email protected]> has joined #litex08:54
*** zyp <[email protected]> has quit IRC (Ping timeout: 252 seconds)09:42
*** zyp <[email protected]> has joined #litex09:42
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)11:28
*** TMM_ <[email protected]> has joined #litex11:28
*** mikek_DE1SOC <[email protected]> has joined #litex13:05
mikek_DE1SOCtest test13:05
*** vup <[email protected]> has quit IRC (*.net *.split)13:24
*** geertu <[email protected]> has quit IRC (*.net *.split)13:24
*** indy <[email protected]> has quit IRC (*.net *.split)13:24
*** joseng <[email protected]> has quit IRC (*.net *.split)13:24
*** lkcl <[email protected]> has quit IRC (*.net *.split)13:24
*** mithro <[email protected]> has quit IRC (*.net *.split)13:24
*** Wolf0 <Wolf0!~Wolf0@user/wolf0> has quit IRC (*.net *.split)13:24
*** simeonm <[email protected]> has quit IRC (*.net *.split)13:24
*** vup <[email protected]> has joined #litex13:28
*** geertu <[email protected]> has joined #litex13:28
*** indy <[email protected]> has joined #litex13:28
*** joseng <[email protected]> has joined #litex13:28
*** lkcl <[email protected]> has joined #litex13:28
*** mithro <[email protected]> has joined #litex13:28
*** Wolf0 <Wolf0!~Wolf0@user/wolf0> has joined #litex13:28
*** simeonm <[email protected]> has joined #litex13:28
_florent_Hi, with https://github.com/enjoy-digital/litex/commit/44b223a9182318d58b9d4249d879f925dfd11e7d, the BIOS/libs will now be fully rebuilt on CPU type/variant change13:41
cr1901_florent_: Is this still possibly of any use for you? https://github.com/cr1901/libmodem/blob/master/scripts/misoc-config.py (litex-config.py)13:55
*** mikek_DE1SOC <[email protected]> has quit IRC (Remote host closed the connection)14:01
*** msh_ <[email protected]> has joined #litex14:07
*** msh <[email protected]> has quit IRC (Read error: Connection reset by peer)14:07
vomoniyi[m]Hi everyone, I just tried to load the kernel module. When I check the dmesg, I get this error log. Anyone know what the problem is?  https://pastebin.com/Ez5vGTSp14:20
tpbTitle: [ 891.787304] litepcie 0000:01:00.0: Unsupported device version 255[ 891.787 - Pastebin.com (at pastebin.com)14:20
a3fvomoniyi: power cycling the device worked for me14:23
_florent_cr1901: Sorry I've still not been able to look at it, I'll try to do it soon (so can't answer for now)14:30
_florent_vomoniyi[m]: do you see you board with LitePCIe? Which design are you building?14:32
vomoniyi[m]No I don't and I'm building the litex build of the sqrl acorn target14:38
vomoniyi[m]Wait, yes I can see it in litepcie14:45
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)14:55
*** TMM_ <[email protected]> has joined #litex14:55
*** futarisIRCcloud <[email protected]> has quit IRC ()15:29
*** futarisIRCcloud <[email protected]> has joined #litex15:29
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Ping timeout: 240 seconds)16:12
*** alainlou <[email protected]> has quit IRC (Quit: Client closed)17:35
*** alainlou <[email protected]> has joined #litex17:55
*** FabM <FabM!~FabM@2a03:d604:103:600:c424:ddbb:9047:4049> has joined #litex18:31
*** tumbleweed_ is now known as tumbleweed18:46
Wolf0_florent_: I'm also interested in whatever you might be doing with the HBM2 (if it might be improved by better speeds, for example?)18:58
*** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Remote host closed the connection)19:06
*** gatecat <[email protected]> has quit IRC ()20:37
*** gatecat <[email protected]> has joined #litex20:38
*** tpw_rules <[email protected]> has joined #litex20:46
tpw_ruleshello all. i have a nitefury board i'm trying to get the litex boards example to work on20:46
tpw_rulesi installed litex and ran the "./sqrl_acorn.py --uart-name=crossover --with-pcie --build --driver --load --variant=cle-215" but vivado eventually dies with "ERROR: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains."20:47
tpw_rulesvivado 2020.2 and python3.9.1 on ubuntu 20.04 is what i am using20:47
tpw_rulesfull log: https://pastebin.com/PV8uQr2H20:51
tpbTitle: INFO:SoC: __ _ __ _ __ INFO:SoC: / / (_) /____ | |/_/ - Pastebin.com (at pastebin.com)20:51
tpw_rulesdo i need an older vivado?21:10
tpw_ruleshm, 2019.2 dies with something about XML schema validation21:30
zypI've used 2019.2 before22:00
zyp(to build for cle-215)22:01
tpw_rulesthat's strange. do you recall what commits you used? the litepcie phy files only changed 11 months ago22:02
zypno, I don't, but it might be more than 11 months ago :)22:10
tpw_rulesa3f: i see you have an issue filed on litepcie where you got this working, what vivado are you using? are you using the latest version of all the litex code?22:20
tpw_rulesahhh, the problem is trying to use the crossover uart22:30
tpw_rulesbut i don't have a real uart available... what voltage are the uart pins on the board? is there a way to use one over jtag?22:30
*** C-Man <[email protected]> has joined #litex23:10
*** C-Man <[email protected]> has quit IRC (Read error: Connection reset by peer)23:51
*** C-Man <[email protected]> has joined #litex23:54

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!