| *** tpb <[email protected]> has joined #litex | 00:00 | |
| *** Degi_ <[email protected]> has joined #litex | 00:38 | |
| *** Degi <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 00:40 | |
| *** Degi_ is now known as Degi | 00:40 | |
| *** alainlou <[email protected]> has quit IRC (Quit: Client closed) | 04:12 | |
| *** FabM <FabM!~FabM@2a03:d604:103:600:b422:86a1:4584:a269> has joined #litex | 05:03 | |
| *** somlo__ <[email protected]> has joined #litex | 05:12 | |
| *** somlo_ <[email protected]> has quit IRC (Remote host closed the connection) | 05:12 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 268 seconds) | 05:16 | |
| *** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 05:17 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 05:23 | |
| *** TMM_ <[email protected]> has joined #litex | 05:23 | |
| *** futarisIRCcloud <[email protected]> has joined #litex | 05:45 | |
| *** Coldberg <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 06:07 | |
| *** lexano <lexano!~lexano@cpe00e06722f0e4-cm98524a70e35e.cpe.net.cable.rogers.com> has quit IRC (Ping timeout: 268 seconds) | 07:07 | |
| *** lexano <lexano!~lexano@cpe00e06722f0e4-cm98524a70e35e.cpe.net.cable.rogers.com> has joined #litex | 07:16 | |
| *** futarisIRCcloud <[email protected]> has quit IRC (Quit: Connection closed for inactivity) | 07:56 | |
| *** Coldberg <[email protected]> has joined #litex | 09:12 | |
| *** Melkhior <Melkhior!~Melkhior@2a01:e0a:1b7:12a0:225:90ff:fefb:e717> has joined #litex | 10:58 | |
| *** str1 <[email protected]> has quit IRC (Ping timeout: 240 seconds) | 13:36 | |
| *** str1 <[email protected]> has joined #litex | 13:50 | |
| *** alainlou <[email protected]> has joined #litex | 14:40 | |
| *** rom <rom!~rom@2405:4802:907f:b8e0:91eb:1e71:360:8f88> has joined #litex | 15:22 | |
| *** _florent_ <[email protected]> has quit IRC (Read error: Connection reset by peer) | 15:27 | |
| *** sorear <[email protected]> has quit IRC (Read error: Connection reset by peer) | 15:27 | |
| *** _florent_ <[email protected]> has joined #litex | 15:31 | |
| *** sorear <[email protected]> has joined #litex | 15:31 | |
| *** alainlou <[email protected]> has quit IRC (Quit: Client closed) | 16:05 | |
| *** FabM <FabM!~FabM@armadeus/team/FabM> has quit IRC (Quit: Leaving) | 16:08 | |
| *** alainlou <[email protected]> has joined #litex | 16:54 | |
| *** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 17:41 | |
| *** TMM_ <[email protected]> has joined #litex | 17:41 | |
| *** rom <rom!~rom@2405:4802:907f:b8e0:91eb:1e71:360:8f88> has quit IRC (Ping timeout: 250 seconds) | 17:51 | |
| *** alainlou <[email protected]> has quit IRC (Quit: Client closed) | 18:35 | |
| *** alainlou <[email protected]> has joined #litex | 18:53 | |
| alainlou | maybe a noob question, but need some help again on trying to get the litex BIOS to work on my (currently unsupported) Cyclone IV board . . . | 20:09 |
|---|---|---|
| alainlou | Right now my board (platform and target) files do not use any flash or off-chip DRAM | 20:09 |
| alainlou | With @tcal's help I've been able to build an FPGA bitstream and flash my board! thanks tim! I do get the nice LED "snake" animation, which is something, however, the output from the serial port is really wonky. | 20:09 |
| alainlou | I've tried combinations of these CPUs and RISC-V compiler versions: | 20:09 |
| alainlou | - vexriscv minimal, serv | 20:09 |
| alainlou | - riscv compiler from SiFive centos6 and ubuntu14 | 20:09 |
| alainlou | all of them produce this output | 20:09 |
| alainlou | ``` | 20:09 |
| alainlou | [azl@fedora ~]$ lxterm /dev/ttyUSB0 | 20:09 |
| alainlou | �yrRgI������� | 20:09 |
| alainlou | ��� | 20:09 |
| alainlou | � | 20:09 |
| alainlou | ������ | 20:09 |
| alainlou | �� | 20:09 |
| alainlou | �.�Vi�^.�V������� | 20:09 |
| alainlou | � | 20:09 |
| alainlou | ��{ | 20:09 |
| alainlou | �� | 20:09 |
| leons | Have you tried attaching a scope to the device? I‘m unfamiliar with Intel FPGAs but maybe they feature a logic analyser similar to Xilinx‘ ILA core | 20:18 |
| sorear | How confident are you in the correctness of the serial port configuration on both sides? | 20:19 |
| leons | Yeah, I‘d highly suspect a baudrate related issue | 20:19 |
| leons | That could of course also be caused by wrong clocking internally. A good sanity check is whether the LED racer has a period of exactly one second. That gives a rough indication of whether `sys_clk` has the expected frequency | 20:20 |
| alainlou | hmm looked at it for 10 periods, was around 10 seconds on my stopwatch - seems like I need to maybe learn SignalTap for real this time :D | 20:24 |
| alainlou | @sorear, for configuration it'd be just setting the right pins and clock frequency on the board and then the correct baud rate and uart settings on my computer right? | 20:25 |
| alainlou | sanity check: 115200 8N1 is the up-to-date setting right? | 20:26 |
| *** rom <rom!~rom@2405:4800:5716:5920:bcfc:b1c5:84ec:f648> has joined #litex | 20:48 | |
| *** rom <rom!~rom@2405:4800:5716:5920:bcfc:b1c5:84ec:f648> has quit IRC (Ping timeout: 250 seconds) | 20:53 | |
| *** ChuckM <[email protected]> has joined #litex | 21:32 | |
| ChuckM | Ok, n00b question. I want to import the icebreaker but 'from litex_boards.platform.1bitsquared_icebreaker import Platform` errors out on the 1bitsquared? | 21:36 |
| ChuckM | okay got past that by importing icebreaker instead, and moving past litex.cores.ram becomes litex.soc.cores.ram, now missing the definition of SubSignal | 21:42 |
| ChuckM | Damn those capital letters | 21:45 |
| *** michalsieron <[email protected]> has joined #litex | 22:28 | |
| *** michalsieron <[email protected]> has quit IRC (Quit: michalsieron) | 22:35 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!