*** tpb <[email protected]> has joined #litex | 00:00 | |
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in) | 01:20 | |
*** Emantor <[email protected]> has joined #litex | 01:21 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 268 seconds) | 01:47 | |
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex | 01:50 | |
*** aquijoule_ <[email protected]> has joined #litex | 01:51 | |
*** richbridger <[email protected]> has quit IRC (Ping timeout: 265 seconds) | 01:54 | |
*** Degi_ <[email protected]> has joined #litex | 02:28 | |
*** Degi <[email protected]> has quit IRC (Ping timeout: 250 seconds) | 02:31 | |
*** Degi_ is now known as Degi | 02:31 | |
_florent_ | OmkarBhilare[m]: To generate a standalone LiteDRAM core, you'll create a yaml config file and then run litedram_gen my_config.yml to generate the verilog | 05:55 |
---|---|---|
_florent_ | OmkarBhilare[m]: It's indeed possible to generate the core without the CPU, but in this case you'll have to do the SDRAM initialization yourself | 05:56 |
_florent_ | For SDRAM, the initialization is very simple (just a few write to the MR registers), so it indeed wasting resources for a CPU just for this | 05:57 |
_florent_ | It's also possible to do it with a simple FSM for SDRAM | 05:57 |
_florent_ | The generator has only been used to generate DDR2/3/4 standalone cores for now, so SDRAM support would need to be added | 05:58 |
_florent_ | I could eventually do it or give directions for this | 05:59 |
_florent_ | Otherwise, to remove the CPU and expose a Wishbone interface instead, you can just set CPU to None in the .yml file, ex: | 06:00 |
_florent_ | https://github.com/antonblanchard/microwatt/blob/master/litedram/gen-src/arty.yml#L6 | 06:00 |
_florent_ | https://github.com/enjoy-digital/litedram/blob/master/litedram/gen.py#L532 | 06:00 |
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex | 06:02 | |
OmkarBhilare[m] | <_florent_ "I could eventually do it or give"> Hi _florent_ thanks for the info. | 06:02 |
*** alanvgreen_ <[email protected]> has quit IRC (Quit: Connection closed for inactivity) | 07:35 | |
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Remote host closed the connection) | 08:25 | |
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex | 08:26 | |
*** Coldberg <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 10:03 | |
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 10:48 | |
*** TMM_ <[email protected]> has joined #litex | 10:48 | |
*** lkcl <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 11:44 | |
*** Coldberg <[email protected]> has joined #litex | 11:57 | |
*** lkcl <[email protected]> has joined #litex | 11:57 | |
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Remote host closed the connection) | 13:26 | |
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex | 13:36 | |
*** mupuf <[email protected]> has quit IRC (Quit: http://quassel-irc.org - Chat comfortably. Anywhere.) | 13:55 | |
*** mupuf <[email protected]> has joined #litex | 13:55 | |
tnt | Is there some naming convention for signals meant to be connected to ? Like i_ / o_ prefix or something ? | 14:38 |
*** Coldberg <[email protected]> has quit IRC (Remote host closed the connection) | 15:09 | |
*** Coldberg <[email protected]> has joined #litex | 15:09 | |
*** Coldberg <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 15:33 | |
*** Coldberg <[email protected]> has joined #litex | 15:59 | |
*** lkcl <[email protected]> has quit IRC (Ping timeout: 272 seconds) | 16:06 | |
*** lkcl <[email protected]> has joined #litex | 16:20 | |
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.) | 18:02 | |
*** TMM_ <[email protected]> has joined #litex | 18:02 | |
*** Coldberg <[email protected]> has quit IRC (Ping timeout: 258 seconds) | 18:39 | |
*** Coldberg <[email protected]> has joined #litex | 20:11 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!