Saturday, 2021-06-26

*** tpb <[email protected]> has joined #litex00:00
*** Emantor <[email protected]> has quit IRC (Quit: ZNC - http://znc.in)01:20
*** Emantor <[email protected]> has joined #litex01:21
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has quit IRC (Ping timeout: 268 seconds)01:47
*** peepsalot <peepsalot!~peepsalot@openscad/peepsalot> has joined #litex01:50
*** aquijoule_ <[email protected]> has joined #litex01:51
*** richbridger <[email protected]> has quit IRC (Ping timeout: 265 seconds)01:54
*** Degi_ <[email protected]> has joined #litex02:28
*** Degi <[email protected]> has quit IRC (Ping timeout: 250 seconds)02:31
*** Degi_ is now known as Degi02:31
_florent_OmkarBhilare[m]: To generate a standalone LiteDRAM core, you'll create a yaml config file and then run litedram_gen my_config.yml to generate the verilog05:55
_florent_OmkarBhilare[m]: It's indeed possible to generate the core without the CPU, but in this case you'll have to do the SDRAM initialization yourself05:56
_florent_For SDRAM, the initialization is very simple (just a few write to the MR registers), so it indeed wasting resources for a CPU just for this05:57
_florent_It's also possible to do it with a simple FSM for SDRAM05:57
_florent_The generator has only been used to generate DDR2/3/4 standalone cores for now, so SDRAM support would need to be added05:58
_florent_I could eventually do it or give directions for this05:59
_florent_Otherwise, to remove the CPU and expose a Wishbone interface instead, you can just set CPU to None in the .yml file, ex:06:00
_florent_https://github.com/antonblanchard/microwatt/blob/master/litedram/gen-src/arty.yml#L606:00
_florent_https://github.com/enjoy-digital/litedram/blob/master/litedram/gen.py#L53206:00
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex06:02
OmkarBhilare[m]<_florent_ "I could eventually do it or give"> Hi _florent_ thanks for the info.06:02
*** alanvgreen_ <[email protected]> has quit IRC (Quit: Connection closed for inactivity)07:35
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Remote host closed the connection)08:25
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex08:26
*** Coldberg <[email protected]> has quit IRC (Ping timeout: 272 seconds)10:03
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)10:48
*** TMM_ <[email protected]> has joined #litex10:48
*** lkcl <[email protected]> has quit IRC (Ping timeout: 272 seconds)11:44
*** Coldberg <[email protected]> has joined #litex11:57
*** lkcl <[email protected]> has joined #litex11:57
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has quit IRC (Remote host closed the connection)13:26
*** pftbest <pftbest!~pftbest@2a01:4f8:c17:6afc::1:2> has joined #litex13:36
*** mupuf <[email protected]> has quit IRC (Quit: http://quassel-irc.org - Chat comfortably. Anywhere.)13:55
*** mupuf <[email protected]> has joined #litex13:55
tntIs there some naming convention for signals meant to be connected to ?  Like i_ / o_ prefix or something ?14:38
*** Coldberg <[email protected]> has quit IRC (Remote host closed the connection)15:09
*** Coldberg <[email protected]> has joined #litex15:09
*** Coldberg <[email protected]> has quit IRC (Ping timeout: 272 seconds)15:33
*** Coldberg <[email protected]> has joined #litex15:59
*** lkcl <[email protected]> has quit IRC (Ping timeout: 272 seconds)16:06
*** lkcl <[email protected]> has joined #litex16:20
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)18:02
*** TMM_ <[email protected]> has joined #litex18:02
*** Coldberg <[email protected]> has quit IRC (Ping timeout: 258 seconds)18:39
*** Coldberg <[email protected]> has joined #litex20:11

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!