Saturday, 2019-06-22

*** tpb has joined #litex00:00
*** tweakoz has joined #litex06:50
*** Dolu1 has joined #litex12:26
Dolu1Currently looking to add unaligned access support in the emulator, have it required for the ATWILC1000 in access point mode.12:28
*** Dolu1 has quit IRC13:47
*** Dolu1 has joined #litex16:00
sorear riscv32 glibc upstreaming started :D16:50
tpbTitle: Alistair Francis - [RFC v1 00/16] RISC-V glibc port for the 32-bit (at
daveshahsorear: very nice17:18
daveshahThanks for spotting that!17:18
*** Dolu1 has quit IRC19:18
*** Dolu1 has joined #litex19:30
Dolu1Also had issues with missing ?19:34
*** mnr has joined #litex20:01
mnrHello, I'm a newbie to litex and I've started experimenting around with When using the prebuilt binaries from, I can successfully run the simulation with ./ When trying to build everything myself, I'm somewhat stuck at how emulator/emulator.bin is intended to be built.20:16
mnremulator/Makefile refers to $(SOC_DIRECTORY), but I see nothing that would define this variable and AFAICS the doesn't provide any information about that. Pointers welcome :).20:16
mnrHm, looks like the last line was too long and got truncated, therefore the second part again:20:26
mnremulator/Makefile refers to $(SOC_DIRECTORY), but I see nothing that would define this variable and AFAICS the doesn't provide any information about that. Pointers welcome :).20:26
*** tweakoz has quit IRC20:47
futarisIRCcloudCool. Alistair seems to be pushing a bunch of 32 bit RISC-V stuff along. Would have been nice to chat with Alistair in person. I met Palmer two days ago in person at the Sydney RISC-V Tech Symposium.21:05
*** Dolu1 has quit IRC21:06
futarisIRCcloudmnr: Sorry, the hasn't been updated for the buildroot BR2_EXTERNAL change.
tpbTitle: use BR2_EXTERNAL buildroot feature · Issue #21 · litex-hub/linux-on-litex-vexriscv · GitHub (at
futarisIRCcloudmnr: Actually the commits for that change, already reference how to build the filesystem correctly.21:14
futarisIRCcloudmnr: didn't see that you wanted to build the emulator/emulator.bin ..21:16
futarisIRCcloudIt should be where your local litex install is.21:19
tpbTitle: litex/litex/soc/software at master · enjoy-digital/litex · GitHub (at
mnrfutarisIRCcloud: Thanks a lot. I still appear to miss something in the big picture: I have successfully run " ./ --board=versa_ecp5 --build", which has built a bitstream, but doesn't seem to build the bits necessary for running the simulation. What is intended to call emulator/Makefile with the correct variables?21:39
mnrI'm completely new to the litex build system, so sorry if I'm missing something obvious.21:40
mithroWow, spi flash is complicated....21:41
mnremulator/Makefile defines "BUILD_DIR=../build/" and then references "$(BUILD_DIR)/software/include/generated/variables.mak", but that doesn't exist because there is a target-specific directory "versa_ecp5" below ../build.21:43
mnrThe latter then has software/include/generated/variables.mak below it.21:44
futarisIRCcloudTry copying the files from linux-on-litex-vexriscv-prebuilt ...21:47
mnrfutarisIRCcloud: Doing that gives my a working simulation with ./; what I'm trying to understand is what I need to do to build all bits from a fresh checkout. I know how to build the kernel and the rootfs with buildroot, but the emulator binary is still a mystery to me.21:49
mnrIs ./ supposed to create everything required for running ./ or not?21:52
futarisIRCcloudI think it was documented in this issue ( ). We probably should update in this repo.21:53
tpbTitle: Linux on VexRiscv · Issue #60 · SpinalHDL/VexRiscv · GitHub (at
futarisIRCcloudI'm on mobile, so I don't quite recall at the moment.21:53
daveshahmithro: have you found SPI NAND yet?21:55
tpbTitle: linux-on-litex-vexriscv/ at master · litex-hub/linux-on-litex-vexriscv · GitHub (at
mithrodaveshah: nope22:06
daveshahmithro: e.g.
tpbTitle: W25N01GVZEIG TR Winbond Electronics | Integrated Circuits (ICs) | DigiKey (at
daveshahVarious extra fun like bad block management22:11
mnrfutarisIRCcloud: "./ --board=versa_ecp5 --build" happily builds an FPGA bitstream for me, but it doesn't build everything required for running a simulation with ./ The latter fails because it cannot load "emulator/emulator.bin" which hasn't been built by A build log is available at .22:21
tpbTitle: Debian Pastezone (at
mnrfutarisIRCcloud: So obviously I'm missing some step, but I don't know which one, as the doesn't mention anything in this regard.22:22
futarisIRCcloudI think soc_linux might build the directory you are after.22:43
tpbTitle: History for - litex-hub/linux-on-litex-vexriscv · GitHub (at
futarisIRCcloudBest to ask _florent_ in 10 hours or so.22:44
mnrfutarisIRCcloud: ok, will do. thanks a lot for your help.22:49
_florent_mnr: there is a step missing indeed, i'll fix that, but to build emulator.bin, you can run ./ (that will fails), cd emulator, make, cd .., ./sim.py22:51
mnr_florent_: That unfortunately doesn't work for me. Log at
tpbTitle: Debian Pastezone (at
mnr_florent_: The make failure happes because the Makefile variables used by emulator/Makefile aren't set appropriately, but I don't know what part of the build system is supposed to set them.23:04

Generated by 2.13.1 by Marius Gedminas - find it at!