Monday, 2019-06-17

*** tpb has joined #litex00:00
*** tweakoz has joined #litex00:12
*** tweakoz has quit IRC00:31
*** tweakoz has joined #litex05:23
*** rohitksingh_work has joined #litex05:25
*** Dolu1 has joined #litex07:12
*** tweakoz has quit IRC08:05
keesj_florent__: I was giving the sdcard changes a spin on the master branch . the output is .. different from what the code I submitted e.g. vs. the ourput here
tpbTitle: Ubuntu Pastebin (at
keesjI tried (and built) a checkout of version (e.g. mostly my changes" but the output here is also the same.08:35
tpbTitle: Link against ctr0-$(CPU)-ctr.o v.s. ctr0-$(CPU).o · enjoy-digital/[email protected] · GitHub (at
keesjI will (later this week) try to understand what is going on(if my setup changed or that the other commits caused a problem08:36
_florent__keesj: i integrated your pull request + the one from bunnie09:32
_florent__keesj: from what i see, the difference is on the error count in multiple blocks mode?09:33
keesjin the pastebin line 9 has the first error (crc) but then still the cid is being read09:49
keesj lines 909:49
tpbTitle: Ubuntu Pastebin (at
keesjhmm perhaps this is just the chip startup ..09:50
keesjand my setup is not very professional
_florent__keesj: yes i can be the startup of the a bad SDCard state09:59
*** sb0 has joined #litex10:50
*** sb0 has quit IRC12:17
*** rohitksingh_work has quit IRC13:14
keesjwhere can I lookup the io pin and bank mapping (for the fpga on the arty) ?14:35
keesjlitex/migen does this set_property INTERNAL_VREF 0.675 [get_iobanks 34] and think I need something similar for my io connected to the pmod-c (high speed)14:38
_florent__keesj: sorry, i'm not sure to understand the question14:41
_florent__keesj: you can add io extension like this:
tpbTitle: litesdcard/ at master · enjoy-digital/litesdcard · GitHub (at
tpbTitle: litesdcard/ at master · enjoy-digital/litesdcard · GitHub (at
keesjthe problem (I think I am having) is that I am using SSTL15 as IO standard. I either need to provide an external voltage reference or set the value (as is done for  io bank 34)14:50
keesjthis magic line
tpbTitle: litex/ at master · enjoy-digital/litex · GitHub (at
keesjhence I need to know on what IO bank the BGA pin D15 is for example14:53
_florent__ah ok14:56
tpbTitle: Artix-7 FPGA Package Device Pinout Files (at
keesjcool! thanks15:09
*** ambro718 has joined #litex15:48
*** Dolu1 has quit IRC17:53
*** _florent__ changes topic to "LiteX Soc builder and Cores ( / Github :, / Logs:"19:15
*** ambro718 has quit IRC19:59
sorearoh, no +t21:18
*** Dolu1 has joined #litex21:23
*** Dolu1 has quit IRC21:35
felix_what is the difference between payload and param in litex streams? in some part of litevideo payload gets used for things i'd expect param to be used (the output timing parameters that get passed from csr regs to the timing generator) and in another place it's the other way around (the video_out_layout where hsync and vsync are uses as param). also is there some more documentation than the code and the22:15
felix_notes and tips in the litex-buildenvironment repo wiki?22:15

Generated by 2.13.1 by Marius Gedminas - find it at!