Thursday, 2019-03-07

*** tpb has joined #litex00:00
xobsAre there any examples of how to simulate a litex design? I'm not convinced the migen simulator is accurate, in particular FSM calculation, so I'd like to try a verilog simulator.03:56
xobsWhat I can't figure out how to do is twiddle the csr values. Should I just expose the whole csr bus at the top? Or is there a preferred way to expose csr actions such as reading and writing?03:57
*** futarisIRCcloud has joined #litex03:59
*** keesj has quit IRC04:34
*** somlo has quit IRC04:34
*** acathla has quit IRC04:34
*** keesj has joined #litex05:01
*** somlo has joined #litex05:01
*** acathla has joined #litex05:01
_florent_xobs: I added a test_car in litex, does it temps? Othewise, litex_sim van ne interesting for (simulate with verilator)07:05
xobs_florent_: I saw, which uses the Migen simulator.  I've got this USB block that is working in migen simulation but not in hardware.  litex_sim can handle CSRs?  I was going to use verilator, iverilog, or xsim.07:07
*** futarisIRCcloud has quit IRC09:18
*** futarisIRCcloud has joined #litex11:27
*** futarisIRCcloud has quit IRC13:34
*** acathla has quit IRC16:45
*** acathla has joined #litex16:52
*** acathla has quit IRC16:53
*** acathla has joined #litex16:53
*** somlo has quit IRC20:14
*** somlo has joined #litex20:17
*** somlo has quit IRC20:37

Generated by 2.13.1 by Marius Gedminas - find it at!