Monday, 2022-03-07

*** tpb <[email protected]> has joined #f4pga00:00
*** hansfbaier <[email protected]> has joined #f4pga00:00
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:cf1:8507:720a:c17> has quit IRC (Remote host closed the connection)01:37
*** cr1901 <cr1901!~cr1901@2601:8d:8600:911:cf1:8507:720a:c17> has joined #f4pga01:38
*** TMM_ <[email protected]> has quit IRC (Quit: https://quassel-irc.org - Chat comfortably. Anywhere.)02:40
*** TMM_ <[email protected]> has joined #f4pga02:40
*** hansfbaier <[email protected]> has quit IRC (Quit: WeeChat 2.8)03:06
*** marzoul <[email protected]> has joined #f4pga07:41
*** marzoul2 <[email protected]> has joined #f4pga08:08
*** adjtm <[email protected]> has quit IRC (Remote host closed the connection)17:11
*** adjtm <[email protected]> has joined #f4pga17:13
*** marzoul2 <[email protected]> has quit IRC (Ping timeout: 268 seconds)17:40
marzoulHi, I'm continuing hacking in fuzzers for virtex7.21:38
marzoulCurrently having an error at fuzzer005 database generation, about offset of some bits supposed to be 42 :21:38
marzoultile_name CLK_HROW_TOP_R_X137Y286 database {'baseaddr': '0x00021B80', 'frames': 30, 'offset': 42, 'words': 18}21:38
marzoultile_name CLK_HROW_TOP_R_X137Y338 database {'baseaddr': '0x00041B80', 'frames': 30, 'offset': 42, 'words': 18}21:38
marzoultile_name CLK_HROW_TOP_R_X137Y390 database {'baseaddr': '0x00061B80', 'frames': 30, 'offset': 42, 'words': 18}21:38
marzoultile_name CLK_HROW_TOP_R_X137Y442 database {'baseaddr': '0x00081B80', 'frames': 30, 'offset': 43, 'words': 18}21:38
marzoulCuriously, only the last one is having an extra +1 offset that I'm not sure how to interpret.21:38
marzoulWho did you say was the right person to talk to what to expect ?;-)21:38
*** adventure_uiuc <adventure_uiuc!~adventure@mobile-130-126-255-235.near.illinois.edu> has joined #f4pga22:47
adventure_uiuchey everyone, I am a student who is interested in playing around with FPGAs. We used Altera based FPGAs in class but I want to work with Symbiflow's open source toolchain. I'm wondering if it's somewhat straightforward to use Symbiflow with Spartan7 FPGAs, because it's more in-budget than the Artix-7 FPGAs.22:49
*** adventure_uiuc <adventure_uiuc!~adventure@mobile-130-126-255-235.near.illinois.edu> has quit IRC (Ping timeout: 256 seconds)22:54
*** adventure_uiuc <adventure_uiuc!~adventure@mobile-130-126-255-235.near.illinois.edu> has joined #f4pga23:12
*** adventure_uiuc <adventure_uiuc!~adventure@mobile-130-126-255-235.near.illinois.edu> has quit IRC (Client Quit)23:13

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!